BD5424EFS
支持模拟输入/BTL输出的D类扬声器放大器
BD5424EFS
支持模拟输入/BTL输出的D类扬声器放大器
BD5424EFS是针对超薄电视等省空间、低发热量用途而开发的20W+20W立体声D类功率放大器IC。
采用先进的BCD (Bipolar, CMOS and DMOS)工艺技术，将输出功率段的导通电阻和接线电阻所产生的内部损失减至极限，实现了91% (10W+10W 输出、8Ω 负载时)的高效率。并采用小型背面散热型功率封装，具备低功耗、低发热量，无需外接散热器即可实现总体最大40W输出。
是同时满足音响类系统大幅小型化、薄型化以及强感染力、高音质播放两方面需求的产品。
主要规格
特性：
Grade
Standard
Circuit Type
Class D
Number of Ch
2(Analog)
Speaker Amp Output Power(Max.)[W]
20
Gain [dB]
28
Maximum Output [W,RL=8Ω]
17+17
Minimum Load [Ω]
4
Input Type
Single
Stand-by Current [µA]
12000
Power Supply Voltage (Min.) [V]
10
Power Supply Voltage (Max.) [V]
18
Operating Temperature (Min.)[°C]
-40
Operating Temperature (Max.)[°C]
85
特点：
・ A high efficiency of 91% (10W + 10W output with 8Ω load), which is the highest grade in the industry and low heat-generation.・ An output of 20W + 20W (17V, with 8Ω load) is allowed without an external heat radiator.
・ Driving a lowest rating load of 3.6Ω is allowed.
・ Pop noise upon turning power on/off and power interruption has been reduced.
・ High-quality audio muting is implemented by soft-switching technology.
・ An output power limiter function limits excessive output to speakers.
・ High-reliability design provided with built-in protection circuits against high temperatures, against VCC shorting and GND shorting, against reduced-voltage, and against applying DC voltage to speaker.
8) A master/slave function allowing synchronization of multiple devices reduces beat noises.
9) Adjustment of internal PWM sampling clock frequencies (350kHz to 500kHz) allows easy protective measures against unwanted radio emission to AM radio band.
10) A compact back-surface heat radiation type power package is employed.
HTSSOP-A44 (5mm × 7.5mm × 1.0mm, pitch 0.8mm)
Reference Design / Application Evaluation Kit
-
- Evaluation Board - BD5424EFS-EVK-001
BD5424EFS is a 20W + 20W stereo class-D power amplifier IC, developed for space-saving and low heat-generation applications such as low-profile TV sets. The IC employs state-of-the-art Bipolar, CMOS, and DMOS (BCD) process technology that eliminates turn-on resistance in the output power stage and internal loss due to line resistances up to an ultimate level.
